

**DENSE TWO-DIMENSIONAL INTEGRATION OF OPTOELECTRONICS
AND ELECTRONICS FOR INTERCONNECTIONS**

by

D. A. B. Miller

Preprint
November 1997

Presented at
Critical Reviews Conference at SPIE's Symp. On Photonics West Optoelectronics '98
San Jose, CA (January 24-30, 1998)

To be Published in:

Critical Reviews of Optical Science and Technology:
CR70 Heterogeneous Integration: Systems on a Chip

Ginzton Laboratory
450 Via Palou
Stanford University
Stanford, CA 94305-4085

Dense two-dimensional integration of optoelectronics and electronics for interconnections

David A. B. Miller

Ginzton Laboratory, 450 Via Palou
Stanford University, Stanford, CA 94305-4085

ABSTRACT

Optics has many features, beyond those already exploited in long-distance fiber communications, that make it interesting for interconnections at short distance, including dense optical interconnections directly to silicon integrated circuit chips. Hybrid technologies, such as solder-bump bonding, have recently been successfully used to attach two-dimensional arrays of optical detectors, emitters, and modulators to silicon electronics. Quantum well modulator or self-electro-optic-effect devices (SEEDs), and vertical-cavity surface-emitting lasers (VCSELs) have received particularly strong attention as candidates for the necessary arrayed output devices. This article summarizes the research and prospects in these fields.

1. INTRODUCTION

The problems with using conventional electrical wiring for sending signals over long distances are well known. One consequence has been the introduction of optical fiber for long-distance communications. Increasingly, optics is being used for shorter distances, such as fiber distribution networks for cable television, and for local networks, for example on a campus scale. Optics is now also being used at some shorter distances, such as for connection to peripherals in computer systems, and the first multiple-fiber products for interconnection between cabinets are now being introduced. The possibility of using optics for interconnection at even shorter distances is one that has been a subject of considerable research and analysis (for early work, see, for example Goodman et al.¹ and Feldman et al.²) At these shorter distances, there are many physical reasons beyond the problems of loss on electrical wires that make optics an attractive alternative.³

The additional potential features of optics for interconnection at short distances include (a) reduction of power and area consumed by interconnect drivers and pads on chip, (b) avoidance of frequency-dependent cross talk, (c) avoidance of problems from pin inductance on chip signal and power lines, (d) avoidance of wave reflection phenomena on boards and backplanes, (e) reduction of signal and clock skew within the system, (f) voltage isolation, (g) electrical noise immunity, (h) increased density of interconnections to chips, and (i) possibilities for highly-interconnected global topologies.

In addition, the use of optics can enable existing architectures to continue to scale to higher speeds and capacities because optics avoids problems associated with the so-called "aspect ratio" limit of electrical wiring, a limit that is particularly important for highly-interconnected architectures that might be encountered in, for example, switching or multiprocessor systems.⁴ An additional reason for moving to optics for interconnection

has to do with ease of design and elimination of non-recurring engineering costs; an optical system designed for use at 100 MHz does not have to be redesigned as the speed of the system is increased since nothing about the propagation of the optical signals through the optics changes substantially for any conceivable modulation rate that the electronic system could generate (though, of course, faster devices would be required). This is in stark contrast to the situation with electrical back planes, for example, where the wiring needs substantial and careful redesign as the speed of the system is increased.

To take advantage of power and size reduction, increased interconnection density, or dense interconnection to chips or multi-chip modules, requires optoelectronic technology and integration that goes well beyond what has been used for telecommunications, data links, networks, and existing multiple-fiber interconnect technologies. Specifically, techniques for the dense integration of optoelectronics with mainstream electronics have to be devised that allow both high density and high performance in terms of speed and power dissipation. Fortunately, the very act of good integration can substantially improve the performance of the system, in particular, reducing the power dissipation of receiver circuits,⁵ which otherwise could be a substantial limit on integration density.

One very interesting prediction⁵ is that, as the silicon electronics technology advances for digital circuits, the performance of optoelectronic receiver circuits in the same technology would also increase so that optical interconnects to chips could keep pace with the advances in the ability of silicon chips to perform logic operations, a scaling that electrical interconnects do not show. In general, the fact that electrical interconnects do not scale well is becoming very well known and understood in the electrical community, and optics is perhaps the only viable physical technology that offers serious promise of circumventing this scaling limit.

Historically, the absence of low-power optoelectronic output devices capable of integration in large arrays prevented any serious dense integration to electronic chips or modules. Fortunately, however, the development of novel optoelectronic devices over the last decade has changed that situation. Now, it is not necessary to restrict systems to use the relatively high power consumptions and sizes associated with, for example, the lasers used for long-distance communications. The development of lasers with lower threshold currents, and the emergence of viable modulator technologies with no threshold behavior at all, has opened the way for serious dense integrations. Also, both the quantum well modulator or SEED and the VCSEL offer devices that can operate for light beams propagating perpendicular to the surface (so-called "surface-normal" operation), which allows both new possibilities for packaging one-dimensional arrays and the ability to make two-dimensional arrays. The quantum well modulators or SEEDs in particular have demonstrated impressive abilities to be successfully integrated with electronics in very large arrays.⁶⁻¹⁴

In this article, we will review the attempts to achieve large-scale integration of optoelectronic devices with mainstream electronics. The article will emphasize the use of solder bonding techniques for hybrid integration since these are, at the moment, the most highly developed methods for such large integrations. We will also discuss the various possible devices for such integrations, and summarize the progress to date. Space will not permit an exhaustive review of all of the literature in this broad subject area. Except for

subjects central to this review, references will unfortunately often have to be restricted to other reviews or to recent examples of work in the field.

2. RATIONALE FOR DENSE INTEGRATION WITH MAINSTREAM ELECTRONICS

It is obviously most desirable to be able to have an efficient and manufacturable integration of any desired optoelectronic devices to mainstream electronics. The ability to use mainstream electronics means that all of the existing electronic design and manufacturing tools can be exploited so that there is little or no constraint in the kinds of systems that can be made. Ideally, such an integration would impose no restrictions on the electronic technology itself. With the ability to use mainstream electronics, the resulting combined electronic and optoelectronic technology would be able to address the largest number of applications, and hence would be most likely to be introduced. There is clearly a great need for standardization of such integration round about a standard electronic platform so as to reduce the cost of introduction of the optoelectronics.

There have in the past been several quite successful attempts to make optoelectronic logic arrays based on logic technology other than standard electronics. Examples include the symmetric self-electro-optic-effect device (S-SEED) technology,^{15,16} the double-heterostructure optoelectronic switch (DOES),¹⁷ the V-STEP,¹⁸ and photothyristors.¹⁹ These devices proved explicitly that the conversion from optics to electronics and back to optics could be very efficient and fast, and take up relatively small areas. The power and area efficiency demonstrated in these devices contradicted a prevailing myth, derived primarily from experience with telecommunication systems, that the conversion between optics and electronics was necessarily a process that took much power and area and entailed substantial delay. These device technologies also showed that two-dimensional optoelectronic technology was quite feasible, and allowed both the testing of simple functioning digital optoelectronic information processing systems^{10, 11, 20, 21} and the practical demonstration that it was quite feasible to work with large two-dimensional arrays of light beams in digital systems. These technologies also lead to the concept of "smart pixels,"²² two-dimensional arrays of units with both optical inputs and optical outputs combined with varying degrees of smart functionality (either analog or digital) between the inputs and outputs.

The weakness of these technologies was not necessarily the difficulty of making arrays of functional devices (though some technologies were more successful than others in this), but rather that systems seemed to demand greater logical sophistication between input and output than was available from these technologies that relied on relatively simple custom optoelectronic logic. It also became clear from experiments with this class of two-dimensional optoelectronic device arrays that optical power was an important constraining commodity, and hence systems that could incorporate some gain so that optical input powers could be reduced would be highly desirable. Hence, the desire both to allow more sophisticated functionality and to reduce optical input powers whenever feasible led to the desire to integrate with conventional electronics if possible.

In integrating the optoelectronics and the electronics, it is also highly desirable that the integration can be dense — that is, with large numbers of optoelectronic devices per unit area. Dense integration allows the optoelectronics to attack any of the problems in

electrical systems that occur at high densities of interconnection. It would allow, for example, interconnect densities not only beyond those of current edge connectors on boards, but also even substantially beyond the current numbers of "pin-outs" available with even the highest density electrical chip connection technologies. Dense integration would also allow optics to be considered even for key "long-distance," high-speed interconnects within a given chip.

Integrating at high density requires devices that themselves have high yield and low power consumption, and, importantly, receiver and transmitter circuits for those devices that also have low power consumption. Such devices and circuits would give efficient optical-to-electrical conversions. Arguably, however, to achieve these efficiencies also requires integration. The lack of integration in current interconnects, data links, and long-distance telecommunication optoelectronics is one of the reasons why such systems are relatively large and consume a lot of power.

Integration allows the optoelectronic devices to be smaller themselves (for example, they do not need to be large enough to have pads for wire bonding), and this small size means the devices are likely to have small capacitance. In addition, the integration technology can also be one with very small parasitic capacitance. The resulting low total capacitance is very important for the design of the receiver circuits, since it can result in simpler circuits with low power dissipation and small area. In typical receiver circuits for long-distance telecommunications, for example, the capacitance of the input photodiode, because it is large and may be wire bonded to the receiver circuit, may be of the order of 1 picofarad. The optimum design of receiver circuits for low noise typically requires that the capacitance of the input field-effect transistor is comparable to that of the photodiode code.²³ The resulting field-effect transistor is therefore relatively large because the input stage in the amplifier must be biased with a steady drain-source current so that it can function as a small signal amplifier. Because the input field-effect transistor is large, the resulting current and power dissipation of such receiver circuits is also large. By efficiently integrating a small photodetector with low stray capacitance (e.g., ~50 fF), it is not necessary to run with such large field-effect transistors, and hence the power dissipation is reduced for the circuit, as also is the circuit's area.⁵

Incidentally, the optimum design of receiver for interconnect applications is likely not one that is receiver-noise limited. Though reasonably low operating powers are desirable for optical interconnects, there is likely no need to go to the extreme sensitivity of, for example, long-distance telecommunications receiver circuits. Input optical powers in interconnects might be in the range of 1-100 microwatts, allowing receivers with fewer gain stages, and allowing the input transistor to be physically smaller still with even less power dissipation. Smaller optical input powers could result in a receiver too susceptible to extraneous noise and with too high a power dissipation. Larger optical powers could result in too high a dissipation in the optical transmitter circuits and devices. One likely design of receivers for dense interconnects using conventional approaches would be a two- to three-stage receiver with transistors of dimensions close to the minimum size in a given technology.⁵

It would, of course, be possible to perform monolithic integrations of optoelectronics and electronics to achieve these goals of low parasitic capacitance and high performance. Indeed, it is actually likely that such monolithic integration would, in the end, give the

very highest performance. There have been successful attempts at monolithic integration, notably the FET-SEED process,²⁴ which was used to demonstrate complex circuits that were used in switching systems experiments,²¹ and also successful integrations of detectors, field-effect transistors, and modulators²⁵ or VCSELs.²⁶ The difficulty with such systems is that the electronics technology used is not that of mainstream electronics. In particular, it is not silicon CMOS (an integration of detectors and LEDs with a commercial GaAs VLSI process was successfully demonstrated, however²⁷). Hence the complexity of circuits that can be fabricated is limited, both by the physical yield of the non-standard electronic technology, and the lack of very highly developed design tools for the custom electronics technology being used.

It is not impossible to integrate III-V compound optoelectronic devices monolithically with silicon CMOS, i.e., in which the device is physically grown onto the silicon material. One problem is that, for most light emitters, there typically are problems with device lifetime, often attributed to the high defect density associated with the lattice mismatched growth of the III-V materials on silicon substrates. Propagation of "dark-line" defects is a common cause of failure in optoelectronic light-emitting devices. Examples of devices monolithically integrated with silicon included LEDs²⁸ and quantum well modulators.²⁹ The modulators have been demonstrated to have long lifetimes, perhaps because they are reverse-biased rather than forward-biased devices. Even if the lifetime problem is solved, however, there still is the issue that the fabrication process for the electronics has to be changed somewhat to accommodate the optoelectronic monolithic integration, and any such change would likely result in substantial cost. This therefore means that there would be a high economic barrier to the introduction of a monolithic integration with mainstream electronics.

Hence, there are very strong arguments for a hybrid integration technology that would allow integration of any desired optoelectronic device, in large numbers, with low capacitance and small device size, to existing and future generations of mainstream electronics without modification of the fabrication process for the mainstream electronics itself. Arguably, all of these criteria can be met by using hybrid techniques such as solder bonding to silicon CMOS.

3. BONDING TECHNOLOGY

Given that we want to attach large numbers of optoelectronic devices to silicon CMOS circuits, we need ideally to find technologies that already exist, or could be amended for, this purpose. One obvious place to start is to attempt to exploit technologies already developed for the packaging of electronic chips. Though to this day most packaging of chips involves wire bonding, since the 1960s other techniques have been used, especially so-called "flip-chip" technology. Such techniques allow large numbers and high densities of connections to the surface of a chip by bonding it face-to-face with some other substrate with appropriate electrical connections. In the case of using such techniques for optoelectronic device attachment, the same basic philosophy can be used to attach the optoelectronic devices to the silicon chip instead of attaching the silicon chip to another substrate.

3.1. Flip-chip techniques in electronic packaging

The best known of these techniques is perhaps solder bonding, originally developed by IBM in the 1960s. In solder bonding, some solder metal or metals are deposited on pads on the chip or the substrate or both and the chip is joined to the substrate by bringing the two together with careful alignment and under controlled temperature and pressure. There is a large number of variants in this technique, with various different solder metals, and various different preparatory metallizations of the pads on the chip and on the substrate to which it is to be bonded. The solder metals are usually soft (or "compliant") and have some thickness so that minor variations in height between different parts of the chip or substrate, or even warping of the chip or substrate, can be accommodated in the joining process. A typical thickness of the solder bump might be 50 μm , for example, though this number varies widely between different solder bonding techniques. Metals used for the soft "thick" solder include lead, tin, indium, and gold, often in alloys (for example, lead-tin). The softness and thickness of the solder metals are also important for accommodating the strain that results from the different thermal expansion coefficients of the chip and the substrate. Though the details of some of these schemes are publicly known, much of this technology is commercial practice. For a recent introduction and review see Lau.³⁰

Fig. 1 illustrates a typical solder bonding process used in the packaging of a silicon chip to a substrate, shown here just before the completion of the actual bonding. The last layer above the aluminum bonding pad in the chip fabrication itself will typically be a glass passivation layer. An opening is formed in this layer over the aluminum pad region. Then various metals will be deposited. Typically, first an adhesion layer is formed, with a typical material being chromium. This layer may also serve as a barrier layer, or an additional barrier layer may be deposited. For example, in IBM's process, a mixed chromium-copper layer is formed to complete this adhesion/barrier layer. Then, a wetting layer, which might, for example, be copper, is deposited. Often, a final oxidation barrier layer is formed, typically of gold, to prevent the oxidation of the wetting layer. Finally, the solder metal is deposited, either by electroplating or by evaporation, onto this sequence of layers. The precise process that is performed on the substrate will depend on the specific substrate. The process could simply leave copper layers as the metals on the substrate, or more complex, multiple-layer metals could be formed just as on the chip itself. The final bonding process will bring the two parts, the chip and the substrate, together, possibly in the presence of a flux to remove oxides on the solder and the substrate metals, and possibly under pressure and high temperature. The solder may be reflowed during or after the initial bonding by heating above its melting temperature.

Various different-layer combinations have been reported for the metallizations on the aluminum pads on the chip, including chromium-copper-gold, titanium-tungsten-copper, titanium-copper, and titanium-tungsten-gold. Substrate metallizations include gold, copper, or copper-nickel-gold. Solders used include various lead/tin solders (all the way from eutectic 63% lead/37% tin, with a melting point of 183°C to 97% lead/3% tin, with a melting point of 310°C. Lead-indium solders have also been used in electronic packaging, as have indium-tin solders. Indium solder is often preferred for solder bonding to gold pads because of the low dissolution rate of gold in indium. Indium-tin solders appear to have longer lifetimes under thermal cycling than lead-tin solders.




Fig. 1. Illustration of typical solder bonding technique used in flip-chip electrical packaging of a silicon chip to a substrate.

There are also various other approaches to flip chip attachment, including the use of short vertical wire bonds, conductive adhesives (both isotropic and anisotropic), and pressure contacts. Some techniques use flux to help remove oxide layers between the metals to be bonded. Elastomers have also been used between the bumps and the chips to give the desired compliance, and underfilling encapsulants are sometimes used between the chip and the substrate. Some techniques use reflow of the solder, i.e., melting the solder metal after joining the chip and the substrate. Because of the very large variety of these techniques, and because of the availability of other references in the literature,³⁰ we will not review these further here, and will concentrate on the specific examples of these and other techniques in optics.

3.2. Solder bonding in optoelectronics

Solder bonding is a technique that has already been extensively used in optoelectronics. The uses include the specific subject of this review, namely dense optical interconnections to silicon, as well as several other applications. It is worth briefly reviewing the other uses since they show some of the technical possibilities and options. After this, we will return to the specific subject of this review.

3.2.1. General use in optoelectronics

Solder bonding has been used to fabricate charge-coupled-device camera modules,³¹ using both gold and indium alloy bumps, as well as an anisotropic conducting film technique. There is also some published work on the use of a chip-on-glass technique using gold and

indium-tin alloy bumps for repairable liquid crystal displays.³² One of the major drivers for large-scale integration of optoelectronics to electronics through solder bonding has been the field of infrared imaged sensors.^{33,34} Various of these infrared focal plane array technologies require the bonding of large numbers of optoelectronic detectors to underlying silicon processing technology. The dominant method for attaching the detectors to the silicon appears to have been indium solder bumps, perhaps because the indium, in addition to being soft and melting at relatively low temperature, also remains soft at the cryogenic temperatures required in the operation of many of these sensor systems. There appears, however, to be relatively little published literature discussing the details of these large-scale solder bonding techniques for detector arrays.

A completely different set of areas that requires solder-bonded detectors is in gamma-ray, x-ray, beta-radiography, and elementary particle detection. While not strictly optoelectronic in that the detected radiation is not optical, the technologies and dissimilar materials required are largely the same kinds as would be required for optoelectronic systems. In gamma-ray detection, for example, 48×48 arrays of CdZnTe detector pixels have been bonded on $125 \mu\text{m}$ centers, using indium, to a multiplexer chip.³⁵ 4×4 arrays of detectors have been bonded to CMOS for x-ray detection,³⁶ and 8×8 x-ray detectors with $150 \mu\text{m}$ pixels have been bonded to amplifiers and logic circuits for crystallographic detection.³⁷ 1024 silicon detector pixels have been bonded to electronics for beta radiography cameras,³⁸ and, in what may be the largest such solder-bonded integration of detectors and processing electronics, 288 CMOS readout chips have been bump-bonded to 48 Si detector matrices, assembled in 8 identical arrays for a total of nearly 300,000 pixel cells, with each $75 \times 500 \mu\text{m}$ cell containing a complete set of signal processing electronics for use in elementary particle detection.³⁹

The technology of solder bumping has also been applied in optoelectronics to the packaging of optoelectronic components with waveguide structures. A strong motivation here is to use the solder bonding to achieve the desired degree of alignment accuracy between the waveguides and the optoelectronics. By use of reflow, the surface tension in the temporarily-liquid solder metal can align the relative position of the two structures being bonded to a greater accuracy than the original attachment. Though some have claimed that very good alignment is possible, for example to within half a micron,⁴⁰ there is still some debate as to how precise such alignment can be.⁴¹ Specific examples of such solder bonding include Au/Au thermo-compression flip chip bonding (i.e., bonded with heat and pressure, but without reflow) of optoelectronic devices to silicon motherboards for passive alignment,⁴² a technique for integrating optoelectronic devices to multichip modules incorporating waveguide layers, with self alignment of the optoelectronic devices claimed within one micron through the use of microbump bonds,⁴³ integration of monolithic optoelectronic integrated circuit receiver circuits to a planar lightwave circuit,⁴⁴ other examples of flip-chip solder-bump bonding to a substrate containing electrical wiring and planar-processed optical waveguides,⁴⁵ and packaging of receivers to planar lightwave circuits.⁴⁶

3.2.2. Solder bonding of arrays for dense optical interconnects

There has been substantial work in the bonding of arrays of optoelectronic devices to silicon integrated circuits using various versions of solder bump bonding. This has included work with quantum well modulator/detector (or SEED) arrays,^{6-14, 47-52}

VCSELs,⁵³⁻⁵⁷ and LEDs.^{58,59} The published work on LED diode array chips includes bonding arrays with 75 μm diameter solder bumps on 156 μm pitch, with the resulting chips then being spaced 15 μm edge-to-edge, face down, on a glass substrate patterned with thin film metallization,⁵⁸ and bonding of LED and detector arrays to driver and receiver circuits.⁵⁹

The recent interest in VCSELs as devices capable of operating in arrays has led to demonstrations, for example, of 1×64 microlaser chip indium-solder-bonded to a glass substrate,⁵³ and 16×1 ,⁵⁶ 6×6 ,⁵⁷ 8×8 ,⁵⁴ and 16×16 arrays solder-bonded to silicon circuits.⁵⁵ Individual VCSELs have also been bonded to silicon circuits through a solder bonding technique in which the substrate is removed by chemical etching. In this case, the bottom of the VCSEL is patterned with Pd-Ge-Sn dots, which are then bonded to gold pads on the silicon chip using a eutectic AuSn bond formed at 290°C.⁶⁰




Fig. 2. Illustration of the process of bonding GaAs/AlGaAs quantum well modulator/detector diodes to a silicon chip. After solder bonding the two chips, an epoxy is flowed between them, and the entire GaAs substrate is removed chemically, leaving the separate modulators bonded to the silicon chip. An anti-reflection coating is deposited, and the devices can be used as reflective modulators or as photodetectors. (After Goossen et al.⁶)

Quantum well modulators have the advantage that it has been possible to make large arrays of these devices for some time, and they have seen the largest array bondings of any of the optical output devices. In some materials systems, the substrate on which the modulators are grown is transparent at the wavelength at which the modulators would be used. This is the case for modulators using InGaAs strained layers on GaAs substrates, and for essentially all modulator materials systems grown on InP (such as unstrained InGaAs). In this case with transparent substrates, it is straightforward to flip-chip mount these modulator arrays to silicon chips.^{47,51}




Fig. 3. Quantum well modulator/detector diode array bonded to a silicon switching chip.¹¹ The diodes are the rectangular regions, which are $\sim 23\text{-}\mu\text{m} \times 53\text{-}\mu\text{m}$, and are located on $80\text{-}\mu\text{m}$ centers. The two solder bonding pads underneath the devices are $15\text{-}\mu\text{m} \times 15\text{-}\mu\text{m}$, with $15\text{-}\mu\text{m}$ spacing.

The material system that has the best performance for modulators, however, is the GaAs/AlGaAs system, in which the substrate is opaque at the desired operating wavelength ($\sim 850\text{ nm}$). Goossen and co-workers⁶ developed a technique for solder bonding these modulators, in which, after a thermo-compression solder bond, the space between the modulator chip and the silicon chip is back-filled with an epoxy, and then the entire GaAs substrate is chemically removed (see Fig. 2). Titanium-gold metallization was used on the quantum well diode pads, and titanium-platinum-gold metallization on the aluminum pads on the silicon chip, with lead-tin solder deposited on both metallizations. This technique has been demonstrated to very high yields, with successful bonding of over four thousand devices to a silicon CMOS chip.¹¹ The method has the great advantage that, because the substrate has been removed, the issue of thermal expansion mismatch between the compound semiconductor substrate and the silicon chip substrate is no longer important. Hence it is not necessary to use large solder bonds or very soft solder metals to allow for the thermal expansion mismatch. Worchesky and colleagues⁵² have demonstrated arrays as large as 128×128 of uniform quantum well modulators using an indium bumping technique also to silicon chips.

Though detailed yield data is often not released for bonding processes, it appears in these cases that the yield for individual devices bonded and operating exceeds 0.999, meaning that bonding of fully-functional arrays of thousands of devices to silicon is quite feasible.

It may be at this level of yield that the yield limit is actually from the devices themselves rather than from the solder bonding process. These demonstrated results are therefore very encouraging for the successful attachment of many thousands of optoelectronic devices to silicon integrated circuits.

3.3. Other bonding techniques used for optoelectronic devices

3.3.1. Thermosonic bonding

Joining directly to pads without reflowing or melting the metal is possible by the use of high temperature to soften the metals and pressure to complete the joints, in which case the joint is referred to as a thermocompression bond. To make good joints, it may be necessary to use high temperatures or high pressures, neither of which may be desirable for a number of reasons. One well-known technique to alleviate these difficulties is to use ultrasonic energy as well. Such bonding is called thermosonic bonding, and is extensively used in attaching wires to chips. A great advantage of such a technique is that it does not require any additional metallizations on the aluminum pads on the silicon circuits. This technique has been extended to the bonding of arrays of devices,⁶¹ and applied to bond 8×8 arrays of VCSELs to silicon chips, representing an additional practical option for such array bonding.

3.3.2. Compression microbumps

LED arrays were bonded to substrates on which silicon integrated circuits were also bonded by the same technique.⁶² The technique used in this work involved micro bumps, and demonstrated linear arrays of 64 LEDs with bonds on $63.5 \mu\text{m}$ centers. The technique differs from conventional solder bonding in that the micro bumps are merely pressed onto the substrate contacts, but the chip and the substrate are held in strong compressive contact by a light-setting insulation resin between the chip and the substrate. This kind of technique allows multiple chips to be bonded sequentially to the same substrate. The same technique could be used to pitches as small as $10 \mu\text{m}$ with over two thousand bonds reliably formed. This technique also allows removal of the chips by dissolving the resin in a solvent.

3.3.3. Epitaxial lift-off

If an AlAs layer is grown as part of an epitaxial device structure, it is possible to etch away the entire AlAs layer to detach the entire epitaxial structure that was grown above the AlAs layer. This technique, pioneered by Yablonovitch et al.,⁶³ and recently reviewed,⁶⁴ is often referred to as epitaxial lift-off. It can be used to transfer entire devices or arrays of devices from their original substrate onto other "host" substrates. Transfer onto substrates as varied as silicon circuitry, polymers, glass, and lithium niobate has been achieved. An example of recent work includes the demonstration of the integration of an 8×8 array of thin-film GaAs-AlGaAs photodetectors onto a silicon array circuit.⁶⁵

The method of bonding to the host substrate varies. Direct bonding, for example, of epitaxially-lifted-off GaAs devices to silicon, is possible through van der Waals forces that result from bringing the surfaces to be bonded into intimate contact, and this

technique is often used. A problem with this kind of technique is that the surfaces may not be flat enough for good bonding, though this can be approached by various processing techniques. 4×8 arrays of LEDs have been successfully bonded to silicon by this means.⁶⁶ If the host substrate is coated with palladium, a low-temperature reaction occurs, essentially through mechanical contact alone, which results in a robust, ohmic contact between the host substrate and the GaAs.⁶⁷ An approach that can solve the problem of the required flatness of the layer and host substrate, is to metallize the "bottom" of the devices, and connect these to electrical vias through an insulating, conforming, polyimide layer deposited on the silicon circuit.⁶⁸

3.3.4. Wafer fusion

It is also possible to fuse wafers of dissimilar materials directly together. This technique has been used to make devices from such dissimilar materials. One such device, for example, is an avalanche photodetector with an InGaAs absorbing region and a Si avalanche region.⁶⁹ Such techniques can involve heating the wafers to relatively high temperatures (e.g., 650°C), and hence may not be as suitable for bonding to finished circuits. Such a technique can result in a covalent bonding between the materials. This process has been investigated in some detail.⁷⁰ Lasers have been bonded to silicon substrates using this technique.^{71,72}

3.3.5. Polyimide bonding

Matsuo et al.⁷³ have developed a technique in which the epitaxial layers for optoelectronic devices are first formed on a GaAs substrate, which is then bonded using a polyimide layer to the silicon CMOS chip. The GaAs substrate is chemically removed, and then the photonic devices are fabricated in the epitaxial layers using conventional photolithographic processes. Holes are etched in the polyimide as necessary to allow electrical connections to the underlying silicon circuitry. Hybrid metal-semiconductor-metal (MSM) detector arrays were fabricated this way.

4. DEVICES

Thus far, we have discussed the technologies that can be used to bond arrays of optoelectronic devices to mainstream electronics. Here we will discuss the devices themselves and their suitability to the demanding tasks of dense, high-speed, interconnects to silicon electronics.

There are two different categories of devices required for optical interconnects — input devices (that is, photodetectors) and output devices (that is, emitters or modulators). There are important issues for all of these devices. They all, obviously, must be capable of being made in relatively large, dense arrays. It is also a reasonable requirement that the devices must be capable of operating at speeds as fast as those corresponding to the clock rate of the silicon circuitry itself. It is not likely that system designers will be enthusiastic about a technology that would require them to slow down the interconnects compared to the speed of the logic circuitry (though that is common practice with electrical interconnects today). It is also likely that, by the time dense optical interconnects are implemented commercially, the clock rates of silicon circuits will be

even faster than those currently in use; for example, a target of at least one to two gigahertz should be considered when contemplating optoelectronic technologies that would be usable for some substantial period of time.

4.1. Detectors

Detectors are, in general, substantially less of a problem than output devices. For optical interconnects, for example, both p-i-n detectors and metal-semiconductor-metal (MSM) detectors appear to be viable and practical solutions. In principle, silicon itself should be capable of being a good photodetector. Unfortunately, there are significant problems if we try to use silicon photodetectors made using CMOS processes for detection of the near-infrared wavelengths that suit the practical output devices. In practice, such CMOS detectors tend to be too slow. The core of the problem is that, for the near-infrared wavelengths where most output devices operate efficiently (e.g., 850 nm), silicon has a very long absorption length for the light (e.g., $\sim 10 \mu\text{m}$). This leads to the optical creation of carriers well outside the junction region of diodes formed in the silicon CMOS process. The resulting carriers can take a long time to diffuse back into the junction region where they eventually give rise to additional photocurrent. This can lead to very long tails on the response of silicon photodetectors (for an example of recent high-speed CMOS photodetector work, see Ayadi and Kuijk⁷⁴). Also, the efficiency of such detectors for infrared light is poor because only a small fraction of the light gives rise to photocurrent directly in the junction region of the diodes. In practice, therefore, it seems that, at least for two-dimensional arrays of devices, the use of compound semiconductor photodiodes, with their strong, direct-gap absorption, and the flexibility to tailor the device structure for optimum operation through layered epitaxial growth, will be essential. Hence, the photodetectors will also have to be bonded to the electronic chips in some hybrid manner. With compound semiconductor photodetectors, there appears to be little problem with achieving speeds in the gigahertz range with good efficiencies.

4.2. Light-emitting diodes

The situation with output devices has been a much more difficult one, since, even with compound semiconductor technology, there was difficulty in getting output devices that could be made in sufficiently large numbers, with surface-normal operation required for two-dimensional arrays, and with power dissipation low enough for dense integration. An additional important issue that is sometimes overlooked is that, for efficient transfer of optical power from the output of one device to the input of another, it is highly desirable to use coherent (or, at least, diffraction-limited) light. The simplest and most readily fabricated light emitters, namely LEDs, do not produce diffraction-limited light.

Diffraction-limited light has a "minimum uncertainty" characteristic in that, for a given convergence angle of a light beam, the smallest possible focused spot will be formed. In practice, light that is not diffraction limited cannot generally all be collected and focused to a small spot. As a result, to operate a system without diffraction-limited light means that large photodetectors would have to be used to collect even a substantial fraction of the light from a non-diffraction-limited light source. The use of large photodetectors in turn means large photodetector capacitance, which in turn generally leads to a more difficult receiver design with, likely, higher power dissipation. Only lasers can

efficiently produce light with the property of being diffraction limited; this property is a natural consequence of the coherent generation of light inherent in the laser. The LED, however, is generally not coherent, and emits its light over a relatively large angular spread given the size of the LED itself. The efficiency of coupling light from an incoherent emitter, such as an LED to a small detector, can readily be as bad as 10^{-3} .

There are ways of approaching the issue of improving the efficiency of LEDs, such as the recent work using resonant microcavities and related techniques (see, e.g., Deneve et al.⁷⁵), and such approaches may allow some use of LEDs in moderately dense interconnects. An additional problem with LEDs is that they may not be fast enough to handle the desired speeds. LEDs rely on intrinsic time constants, especially carrier recombination times, for their speed of response. If these times are shortened, the LED typically will become less efficient. Gigahertz speeds would represent a significant challenge for efficient LEDs.

There are also possibilities for light-emitting devices made in silicon technology,^{76,77} with the recent work in porous silicon being particularly interesting. Porous silicon light emitters have been integrated with silicon circuitry.⁷⁸ Again, however, the problem is that, even if the silicon light emission is efficient, these devices are still LEDs and would have problems in making dense arrays for high-speed optical interconnects. The possibility of coherent light emission from a silicon-based technology still remains a basic research question.

4.3. Vertical-cavity, surface-emitting lasers

The most promising emitter for dense optical interconnects to silicon is the VCSEL. The conventional edge-emitting laser, though it can be made in two-dimensional arrays, and, with the use of integrated mirrors or other techniques, can be made to emit perpendicular to the surface, is not likely to be suitable for dense arrays simply because of the length of the cavity.

VCSELs have made substantial progress, and are the subject of intense research effort. There has been significant effort to demonstrate arrays of VCSELs.^{79-89,53-57} Some of these arrays have been bonded to silicon circuitry, as discussed above.⁵³⁻⁵⁷ Of these various arrays, some are quite large, with 144-element⁸⁶ and 100-element⁸⁸ arrays demonstrated, and a 64-element array, with all elements explicitly shown to be working, has been solder-bonded to a substrate (work on 256-element arrays⁵⁵ so far has apparently been concentrating on the flip chip process yield rather than demonstrating fully-operational arrays of bonded VCSELs).

Though VCSELs are attractive, and a number of moderately large arrays have been demonstrated solder-bonded to substrates, there are several outstanding issues for their use in dense optical interconnects. One major issue is the power dissipation of the VCSELs and the associated thermal effects. Though VCSELs may have low power dissipation compared to some common edge-emitting lasers, the power dissipation is far from negligible (it can reach $\sim 300 \text{ W/mm}^2$ inside the device⁹⁰, actually higher than edge emitters), and can cause significant problems in trying to run entire, dense arrays of VCSELs at once. The thermal effects have been discussed by various authors, both

relating to thermal cross-talk between elements,⁹⁰⁻⁹³ and to thermal time constants.⁹⁴⁻⁹⁶ Many of the demonstrations of arrays of VCSELs turn on only one VCSEL at a time for these thermal reasons. Specific problems include overheating of the VCSEL (causing reduced power output, higher thresholds, and changes in wavelength of the VCSEL output), transient or spatially-varying thermal effects, such as microsecond time constants for settling of VCSEL operating characteristics,⁹⁴ and thermal lensing and self-focusing⁹⁰ that disturb the mode structure.

VCSELs can undoubtedly be modulated at very high speeds. For operation as dense interconnect devices, however, it is important that they can be driven with raw digital data, that is, data that does not have to be coded to improve its transmission. It is also highly desirable that the drivers for the VCSELs can operate from zero current rather than having to have a pre-bias current that is set close to the laser threshold. Any such coding, or pre-biasing that senses the laser threshold, would make the drive circuits more complex, inhibiting the use of VCSELs in dense arrays. If, however, VCSELs are driven from zero bias, there is a significant so-called "turn-on" delay — a delay between the start of the drive voltage pulse and the start of the emission by the VCSEL. This delay is caused by the time taken to build up sufficient carrier density inside the VCSEL to take the VCSEL above lasing threshold. Such delays can readily be hundreds of picoseconds. In addition to the issue of the delay itself, this delay is dependent on the preceding data, since the carrier density in the VCSEL depends on how long it has been since the VCSEL was last lasing. Hence, there is also a jitter caused by the turn-on delay in the VCSEL. Unless the VCSEL is deliberately biased close to threshold, which might require a feedback circuit to stabilize the bias (because of variability of thresholds from fabrication or temperature variations), the VCSEL may have to be driven approximately five or more times above its threshold current to give a low enough bit error rate.^{97,98} VCSELs not running in a single mode also have additional jitter and intensity noise associated with mode competition.^{98,99}

An important recent development has been the emergence of oxide-confined VCSELs.¹⁰⁰ A buried AlAs layer is oxidized in high-temperature water vapor from the outside of the VCSEL structure towards the center. This results in a narrow aperture inside the VCSEL, which both encourages current flow only through this aperture and also gives some index guiding for the mode. This therefore represents an attractive alternative to the proton-isolated structures that are currently the main method of fabrication of VCSELs in arrays. In these oxide-confined devices, low thresholds and high efficiencies can be obtained. The index guiding structure also helps reduce thermal lensing effects.⁹⁶ Small arrays have been demonstrated^{81,82,84} up to 32 elements in size.⁸¹ Such devices have not yet apparently been solder-bonded, and these structures are still relatively exotic compared to the more proven proton-isolated structures. They are, however, the subject of particularly active research.

4.4. Modulators

Modulators based on the quantum confined Stark effect¹⁰¹ in quantum well diodes have been extensively investigated for use in two-dimensional arrays. The mechanism of the modulation has no speed limitations on the time scales of interest for optical interconnections. The physics of the electrical absorption effects is expected to remain

unchanged until sub-picosecond time scales.¹⁰² The devices also do not have thresholds, and remain efficient down to arbitrarily low powers. In using modulators, the light beam arrays will be derived from lasers, and hence can readily be diffraction limited, so they do not suffer from the efficiency drawbacks of LEDs.

The issues with modulators for dense interconnection have included limited contrast ratio, moderately high drive voltage requirements, saturation, and the requirement that there be optics to generate and align arrays of light beams to the devices. The wavelength of the light must be chosen to match the modulators' optimum operating range, which typically requires specification and control within a few nanometers, and some degree of temperature stabilization (e.g., within 5-10 K variation) may be required for some devices. Despite these issues, many complex chips have been fabricated^{9,10,11,12,14,16} and large systems demonstrated using large numbers of modulators.^{20,21,51,52}

The issue of low contrast ratio (e.g., 3:1) has been addressed in two different ways. One method is to increase the contrast ratio by using asymmetric Fabry-Perot resonators (see, for example, Worchesky et al.⁵²). By this means the contrast ratio can be substantially increased (e.g., 24:1 in arrays⁵²), and devices made in large arrays.⁵² Another method of handling the relatively low contrast ratio of simple modulators is to operate with pairs of modulators and pairs of light beams per channel — in other words, differential operation. This is the approach that has been taken in most of the digital systems made using modulators.^{20,22}

In differential operation, the signal is a logic 1 if the first beam is brighter than the second beam, and is a logic 0 when the second beam is brighter than the first beam. The use of such differential signalling has many other advantages. It tends to give systems large dynamic range because there is no particular reference power at which the signal should be interpreted as a 1 rather than as a 0. It therefore makes the system independent of overall fluctuations in the optical power of the system. Differential operation also tends to make receiver design easier, especially since communication of logic levels without encoding requires that the system behave as if it were d.c. coupled. The differential operation means that it is not necessary, for example, to derive local reference voltages for the receiver from the average power of the incoming signal, a common receiver technique for "single-ended" (i.e., single beam) receivers, but one that makes it difficult to have a truly d.c.-coupled system that can respond all the way down to zero frequency. Differential signalling is now extensively used for high-performance electrical interconnects because of its many helpful features at the system level.

Simple quantum well modulators run well with bias swings of approximately 5 volts. This is compatible with current-generation silicon technology, but it is clearly desirable to reduce that for future generations. There are designs of quantum wells that allow lower-voltage operation, including, for example, asymmetric coupled wells¹⁰³ and shallow quantum wells.¹⁰⁴ Even without changing the quantum well design, the simple technique of using two or more diodes optically in series and electrically in parallel can reduce the drive voltage requirement. For example, simply stacking two diodes one on top of the other leads to a halving of the drive voltage requirement.¹⁰⁵ It is also possible to stack multiple diodes and perform side contacting.¹⁰⁶ Such designs can also increase the operating wavelength and temperature range¹⁰⁶ (e.g., a temperature range of 25°-95° or a wavelength range of 15 nm). Another approach to the voltage issue is to use circuit

designs to give higher voltage swings for driving the modulators, a technique that should allow voltage drives substantially larger than the usual voltage supply in the logic circuitry.¹⁰⁷

Saturation of absorption in quantum well modulators was an issue early on when the devices were operating as bistable switches that had to operate at the exciton absorption peak. Also, the early quantum well structures were not designed to minimize saturation. By redesigning the quantum wells, in particular by using thinner and/or lower barriers, the saturation intensity can be substantially increased. The saturation effect is reduced even further by arranging to operate at wavelengths beyond the zero-field band gap wavelength of the material; in this case, there is only optical absorption when there is a significant electric field across the quantum wells, and the created electrons and holes are swept rapidly out of the quantum wells by the field, preventing saturation. It has been shown that saturation intensities of $>10 \text{ kW/cm}^2$ are readily obtained even at low electric fields, and much higher saturation intensities can be engineered if desired.¹⁰⁸⁻¹¹¹ These high saturation intensities mean that there need be no saturation problems for quantum well modulators at the power levels required for optical interconnects.

Optics for the generation and manipulation of arrays of light beams for use with modulators have been shown under laboratory and system demonstration conditions many times.^{20-22,112} Systems have worked successfully with more than 60,000 light beams.¹¹² While it is the case that some engineering effort would have to be devoted to make inexpensive, miniaturized, manufacturable optical systems for use with modulators, this would appear to be a feasible engineering task, and does not represent an insurmountable barrier to the introduction of modulator-based dense interconnection systems.

The ability to use one centralized laser to power the entire array of modulators is one that actually has significant potential system advantages. With a single laser source, it is necessary only to arrange for the wavelength and polarization stabilization of one laser. Quantum well modulators do require that the wavelength lie within an appropriate wavelength range, e.g., a few nanometers (though it has recently been shown¹¹³ that, by merely varying the pre-bias voltage for the modulators, the usable wavelength range can be controlled over a 17 nm range, or, equivalently, a 60° temperature range). Such wavelength stabilization is also important for the use of diffractive optical systems and beam splitters for fan-out and complex interconnection patterns. A second advantage of centralized lasers is that clocking the single laser actually clocks the entire system automatically. It is also possible to use such centralized clocking actually to remove skew from signals in the system (see, e.g. Miller³ for a discussion). By arranging the optical clock to be a relatively short pulse compared to the clock cycle, reading out the modulators with such an array of synchronized short-pulse beams means that the signal skew that went into the modulators is actually removed by reading out all of the modulators synchronously. Thus, in addition to their absence of turn-on jitter, modulators can actually reduce the jitter in the system.

4.5. Comparison of modulators and VCSELs

As discussed above, arguably the only two serious candidates at the moment for dense optoelectronic output devices for interconnection are quantum well modulators and VCSELs. The question then arises as to which of these is the better choice. Certainly, at

the present time, modulators are much more advanced than VCSELs in such applications. Not only have they been made and bonded in much larger arrays, but they have also been tested in real systems with large numbers of devices and light beams. Tests of VCSELs in systems have so far been limited to very small numbers of devices, and there is nothing to compare with the large multistage systems tested with modulator-based technology.

Given this more advanced state of modulator technology, the question is why go to VCSEL technology at all for dense interconnections? The answer to this question is by no means clear. The most commonly voiced criticism of modulators is that they need additional optics to bring the arrays of light beams to the modulators, and some control of laser wavelength is required. It is a matter of opinion (and some debate) whether this is a more serious problem than the many other problems that would have to be addressed before VCSELs might be a viable solution at high densities. Such problems with VCSELs include many issues discussed above, such as power dissipation, and timing issues. VCSELs can only make the timing in the system worse, whereas modulators could actually improve the system timing.

Modulators and VCSELs can certainly be compared in terms of simple performance metrics, such as power dissipation. There have been at least two such studies^{114,115} (the study by Fan et al.¹¹⁴ also compares another possible modulator option, based on PLZT devices). The general conclusion from such studies is that modulator- and VCSEL-based systems would have comparable power dissipation overall when running at high clock rates (for example, greater than one gigahertz), and modulators would have better power performance at lower rates. The primary reason for the higher power dissipation at lower clock rates for VCSELs is that they are threshold devices.

Both of these studies take a very conservative view of saturation in modulators, presuming the modulator saturation intensity is about 1 kW/cm²; in fact, it is at least 10 kW/cm² in well-designed devices, and can readily be engineered to be much higher, as discussed above. Hence in the study by Fan et al.,¹¹⁴ where it is concluded that the modulator area will have to increase when running systems at high speed to avoid saturation, the power dissipation of modulators at high speeds may be overestimated. In the study by Nakahara et al.,¹¹⁵ this conservative view of saturation problems in modulators leads them to conclude that modulators cannot be used at switching speeds faster than 300 ps, a limit that can, therefore, likely be surpassed.

The studies also do not analyze in any detail the penalty to the system from the additional jitter and unpredictability of timing in VCSEL-based systems if they are to be run with zero bias. In order to overcome these jitter phenomena, it may be necessary to drive the VCSELs even further above threshold, thus increasing the power dissipation of the VCSEL systems. Nakahara et al.¹¹⁵ assume the VCSELs will be biased near threshold, but the cost of the necessary additional circuitry to control this bias is not included in the analysis.

Modulators have other incidental advantages. Because the same device can be used both as an efficient modulator and as an efficient photodetector, it is not necessary to have two different kinds of devices bonded in the system, a considerable simplification of manufacture. VCSELs, by contrast, are not generally good photodetectors, and hence a separate photodetector has to be created for the system. With modulators, the same diode

could be used as both a detector and a modulator.¹¹⁶ Modulators can be used quite effectively even with short optical pulses as the optical power source. Short pulses allow more efficient receiver circuits.¹¹⁷ It is also possible to consider advanced concepts such as wavelength division multiplexing of interconnects. This could, in principle, be done with either modulators or arrays of lasers. In the case of arrays of lasers, the different lasers have to emit at carefully-controlled wavelengths. In the case of modulators, the same modulator can work over relatively broad ranges of wavelength, and hence does not have to be tuned to the specific wavelength desired for each channel of the interconnection. One experimental system uses short optical pulses to generate multiple wavelengths,¹¹⁸ allowing interconnections of many channels over one fiber while also getting the further advantages of short optical pulses for synchronization, receiver performance improvement, and clock phase recovery.

It is sometimes argued that it is difficult to align beams to modulators. It would, however, seem to be equally hard to align VCSELs with the optics required to handle the arrays of light beams from the VCSELs. In fact, low-power VCSELs are liable to have smaller light beams than are required to run modulators, so the alignment might even have to be more carefully controlled in the VCSEL case. In the alignment of beams with modulators, it is not necessary that the beam hit the middle of the modulator, so the actual alignment of the modulators to the beams can be relatively relaxed. One final point that is relevant in particular to solder bump bonding is that, with modulators, it may be possible to grow the devices on silicon substrates.¹¹⁹ This might allow the bonding of modulators to silicon CMOS circuits at the wafer level, because there would be no thermal mismatch between the silicon circuit substrate and the modulator array silicon substrate at the time of bonding. The thermal expansion mismatch is one of the limits to the size of compound semiconductor device arrays that can be bonded at one time onto the silicon substrate.

5. CONCLUSIONS

There is a strong rationale for considering dense optical interconnects to silicon; such an approach takes advantage of many features of optics that are weaknesses of electrical interconnects, while giving up none of the strengths of silicon logic technologies. Though, in the future, monolithic integrations of optoelectronic devices and silicon electronics may be possible, hybrid techniques, allowing silicon and optoelectronics to be fabricated and optimized separately, are attractive for introducing such combinations of optoelectronics and silicon.

It is clear from the discussion here that hybrid techniques for bonding optoelectronic devices in large numbers to silicon integrated circuits can work very well, both in terms of the numbers of devices that can be bonded and in the performance of the bonded systems (e.g., low parasitic capacitance). There are many different techniques for bonding. Solder bonding in particular has been demonstrated to be very flexible and have high yields.

There are also promising device technologies for very high density optical interconnections. Detectors for appropriate input devices appear to present no basic problem, though likely they will also have to be compound semiconductor devices. For output devices, quantum well modulator arrays already have been demonstrated to work well in large hybridized arrays, and have been successfully tested in large system

demonstrators. VCSELs may ultimately achieve performance comparable to modulators at high speeds, though issues remain with timing jitter, driving circuits, power dissipation, and demonstrated yield of large arrays; the rationale for replacing modulators with VCSELs is not clear, especially given other qualitative benefits of modulators in large systems. The use of oxide-confined VCSELs may be essential to get good-enough performance for any dense interconnects based on VCSELs. Another important issue for VCSELs is that they have not been tested in large system demonstrations, which makes comparison to the more advanced modulator technology difficult.

Regardless of the device and bonding technology, a considerable weakness in all dense optical interconnect systems is the lack of sufficiently developed optical technology for inexpensive, miniaturized, and convenient handling of arrays of light beams. Both VCSELs and modulators require good alignment of the optical systems, at least at the interface to the devices themselves (e.g., within 10 μm , or possibly better for low-power VCSELs). There does not appear to be any fundamental mechanical difficulty in designing such systems, and large systems have been demonstrated in the laboratory. It is likely possible to use lithographic techniques to align the most critical parts (e.g., lenslet arrays to the device arrays), with comparatively relaxed tolerances elsewhere. "Snap-fit" array optics, for interfacing to two-dimensional array devices and for local free-space parallel-array connections, and highly parallel flexible fiber ribbons or bundles for longer connections, are likely more critical issues now for implementing dense optical interconnections than are either the device or hybrid integration technologies.

6. REFERENCES

1. J. W. Goodman, F. I. Leonberger, S. Y. Kung, and R. A. Athale, "Optical interconnections for VLSI systems," *Proc. IEEE* **72**, pp. 850-866, 1984.
2. M. R. Feldman, S. C. Esener, C. C. Guest, and S. H. Lee, "Comparison between optical and electrical interconnects based on power and speed considerations," *Appl. Optics* **27**, pp. 1742-1751, 1988.
3. D. A. B. Miller, "Physical reasons for optical interconnection," *Int. J. Optoelectronics* (accepted for publication).
4. D. A. B. Miller and H. M. Ozaktas, "Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture," *J. Parallel and Distributed Computing* **41**, pp. 4252, 1997.
5. A. V. Krishnamoorthy and D. A. B. Miller, "Scaling optoelectronic-VLSI circuits into the 21st century: a technology roadmap," *IEEE J. Selected Topics in Quantum Electronics* **2**, pp. 55-76, 1996.
6. K. W. Goossen, J. A. Walker, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. D. Bacon, D. Dahringer, L. M. F. Chirovsky, A. L. Lentine, and D. A. B. Miller, "GaAs MQW modulators integrated with silicon CMOS," *IEEE Photonics Technol. Lett.* **7** (4), pp. 360-362, 1995.
7. A. V. Krishnamoorthy, T. K. Woodward, R. A. Novotny, K. W. Goossen, J. A. Walker, A. L. Lentine, L. A. D'Asaro, S. P. Hui, B. Tseng, and R. Leibenguth, "Ring oscillators with optical and electrical readout based on hybrid GaAs MQW

- modulators bonded to 0.8- μ m silicon VLSI circuits," *Electron. Lett.* **31** (22), pp. 1917-1918, 1995.
8. A. V. Krishnamoorthy, A. L. Lentine, K. W. Goossen, J. A. Walker, T. K. Woodward, J. E. Ford, G. F. Aplin, L. A. D'Asaro, S. P. Hui, and B. Tseng, "3D integration of MQW modulators over active submicron CMOS circuits: 375 Mb/s transimpedance receiver transmitter circuit," *IEEE Photonics Technol. Lett.* **7** (11), pp. 1288-1290, 1995.
 9. A. L. Lentine, K. W. Goossen, J. A. Walker, L. M. F. Chirovsky, L. A. D'Asaro, S. P. Hui, B. T. Tseng, R. E. Leibenguth, D. P. Kossives, and D. W. Dahringer, "Arrays of optoelectronic switching nodes comprised of flip-chip-bonded MQW modulators and detectors on silicon CMOS circuitry," *IEEE Photonics Technol. Lett.* **8** (2), pp. 221-223, 1996.
 10. D. R. Rolston, D. V. Plant, T. H. Szymanski, H. S. Hinton, W. S. Hsiao, M. H. Ayliffe, D. Kabal, M. B. Venditti, P. Desai, and A. V. Krishnamoorthy, "A hybrid-SEED smart pixel array for a four-stage intelligent optical backplane demonstrator," *IEEE J. Selected Topics in Quantum Electronics* **2** (1), pp. 97-105, 1996.
 11. A. L. Lentine, K. W. Goossen, J. A. Walker, L. M. F. Chirovsky, L. A. D'Asaro, S. P. Hui, B. J. Tseng, R. E. Leibenguth, J. E. Cunningham, W. Y. Jan, and J. M. Kuo, "High-speed optoelectronic VLSI switching chip with greater-than-4000 optical I/O based on flip-chip bonding of MQW modulators and detectors to silicon CMOS," *IEEE J. Selected Topics in Quantum Electronics* **2** (1), pp. 77-84, 1996.
 12. A. V. Krishnamoorthy, J. E. Ford, K. W. Goossen, J. A. Walker, A. L. Lentine, S. P. Hui, B. Tseng, L. M. F. Chirovsky, R. Leibenguth, and D. Kossives, "Photonic page buffer based on GaAs multiple-quantum-well modulators bonded directly over active silicon complementary-metal-oxide-semiconductor (CMOS) circuits," *Appl. Opt.* **35** (14), pp. 2439-2448, 1996.
 13. J. M. Kuo, Y. C. Wang, K. W. Goossen, L. M. F. Chirovsky, S. P. Hui, B. T. Tseng, J. Walker, A. L. Lentine, R. E. Leibenguth, G. Livescu, W. Y. Jan, J. E. Cunningham, L. A. D'Asaro, A. Ron, D. Dahringer, D. Kossives, D. D. Bacon, R. L. Morrison, R. A. Novotny, D. B. Buchholz, and W. E. Mayo, "Large array of GaAs modulators and detectors flip-chip solder bonded to silicon CMOS using InGaP as the selective etch-stop for GaAs substrate removal," *J. Crystal Growth* **175**, pp. 971-976, 1997.
 14. A. L. Lentine, K. W. Goossen, J. A. Walker, J. E. Cunningham, W. Y. Jan, T. K. Woodward, A. V. Krishnamoorthy, B. J. Tseng, S. P. Hui, and R. E. Leibenguth, "Optoelectronic VLSI switching chip with greater-than 1 Tbit/s potential optical I/O bandwidth," *Electron. Lett.* **33** (10), pp. 894-895, 1997.
 15. A. L. Lentine, H. S. Hinton, D. A. B. Miller, J. E. Henry, J. E. Cunningham, and L. M. F. Chirovsky, "Symmetric self-electro-optic effect device: optical set-reset latch, differential logic gate, and differential modulator/detector," *IEEE J. Quantum Electronics* **25**, pp. 1928-1936, 1989.

16. A. L. Lentine and D. A. B. Miller "Evolution of the SEED technology: bistable logic gates to optoelectronic smart pixels" *IEEE J. Quantum Electronics* **29**, pp. 655-669, 1993.
17. G. W. Taylor, P. A. Evaldsson, P. A. Kiely, T. Vang, P. R. Claisse, S. L. Daryanani, D. P. Docter, S. K. Sargood, and P. W. Cooke, "Integrated inversion channel optoelectronic devices and circuit elements for multifunctional array applications," *IEEE J. Quantum Electronics* **29** (2), pp. 785-800, 1993.
18. K. Kasahara, "VSTEP-based smart pixels," *IEEE J. Quantum Electron.* **29**, pp. 757-768, 1993.
19. A. G. Kirk, H. Thienpont, A. Goulet, P. Heremans, G. Borghs, R. Vounckx, M. Kuijk, and I. Veretennicoff, "Demonstration of optoelectronic logic operations with differential pairs of optical thyristors," *IEEE Photonics Technol. Lett.* **8** (3), pp. 467-469, 1996.
20. H. S. Hinton, T. J. Cloonan, F. B. McCormick, A. L. Lentine, and F. A. P. Tooley, "Free-space digital optical systems," *Proc. IEEE* **82**, pp. 1632-1649, 1994.
21. F. B. McCormick, T. J. Cloonan, A. L. Lentine, J. M. Sasian, R. L. Morrison, M. G. Beckman, S. L. Walker, M. J. Wojcik, S. J. Hinterlong, R. J. Crisci, R. A. Novotny, and H. S. Hinton, "Five-stage free-space optical switching network with field-effect transistor self-electro-optic-effect-device smart-pixel arrays," *Appl. Opt.* **33**, pp. 1601-1618, 1994.
22. H. S. Hinton, "Progress in smart pixel technologies," *IEEE J. Selected Topics Quantum Electronics* **2**, 14-23, 1996.
23. G. F. Williams, "Lightwave receivers," in *Optical Fiber Communications*, Ed. T. Li (Academic Press, Boston), pp. 79-149, 1989.
24. L. A. D'Asaro, L. M. F. Chirovsky, E. J. Laskowski, S. S. Pei, T. K. Woodward, A. L. Lentine, R. E. Leibenguth, M. W. Gocht, J. M. Freund, G. Guth, and L. E. Smith, "Batch fabrication and operation of GaAs-Al_xGa_{1-x} as field-effect transistor-self-electro-optic effect device (FET-SEED) smart pixel arrays," *IEEE J. Quantum Electronics* **29**, pp. 670-677, 1993.
25. T. Nakahara, S. Matsuo, C. Amano, and T. Kurokawa, "Switchable-logic photonic switch array monolithically integrating MSMs, FETs, and MQW modulators," *IEEE Photonics Technol. Lett.* **7**, pp. 53-55, 1995.
26. S. Matsuo, T. Nakahara, Y. Kohama, Y. Ohiso, S. Fukushima, and T. Kurokawa, "A monolithically integrated smart pixel using an MSM-Pd, MESFETS, and a VCSEL," *IEEE J. Selected Topics Quantum Electronics* **2** (1), pp. 121-127, 1996.
27. K. V. Shenoy, C. G. Fonstad, A. C. Grot, and D. Psaltis, "Monolithic optoelectronic circuit design and fabrication by epitaxial-growth on commercial VLSI GaAs-MESFETS," *IEEE Photonics Technol. Lett.* **7** (5), pp. 508-510, 1995.
28. H. K. Choi, J. P. Mattia, G. W. Turner, and B.-Y. Tsaor, "Monolithic integration of GaAs/AlGaAs LED and Si driver circuit," *IEEE Electron. Device Lett.* **9**, pp. 512-514, 1988.

29. J. E. Cunningham, K. W. Goossen, J. A. Walker, W. Jan, M. Santos, and D. A. B. Miller, "Growth of GaAs light modulators on Si by GaAs-source molecular-beam epitaxy for 850 nm optical interconnects," *J. Vacuum Science Technol. B* **12** (2), pp. 1246-1250, 1994.
30. J. H. Lau (Ed.) *Flip Chip Technologies* (McGraw-Hill, New York), 1996.
31. Y. Kondoh and M. Saito, "A subminiature CCD module using a new assembly technique," *IEICE Trans. Communications Electronics Information and Systems* **74**(8), pp. 2355-2361, 1991.
32. M. Mori, Y. Kizaki, M. Saito, and A. Hongu, "A fine-pitch COG technique for a TFT-LCD panel using an indium alloy," *IEEE Trans. Components, Hybrids, and Manufacturing Technology* **16** (8), pp. 852-857, 1993.
33. P. R. Norton, "Infrared image sensors," *Opt. Engineering* **30** (11), pp. 1649-1663, 1991.
34. D. A. Scribner, M. R. Kruer, and J. M. Killiany, "Infrared focal plane array technology," *Proc. IEEE* **79** (1), pp. 66-85, 1991.
35. H. B. Barber, B. A. Apotovsky, F. L. Augustine, H. H. Barrett, E. L. Dereniak, F. P. Doty, J. D. Eskin, W. J. Hamilton, D. G. Marks, K. J. Matherson, J. E. Venzon, J. M. Woolfenden, and E. T. Young, "Semiconductor pixel detectors for gamma-ray imaging in nuclear medicine," *Nuclear Instruments & Methods In Physics Research, Section A - Accelerators, Spectrometers, Detectors, and Associated Equipment* **395** (3), pp. 421-428, 1997.
36. S. L. Barna, J. A. Shepherd, M. W. Tate, R. L. Wixted, E. F. Eikenberry, and S. M. Gruner, "Characterization of a prototype pixel array detector (pad) for use in microsecond framing time-resolved x-ray-diffraction studies," *IEEE Trans. Nuclear Science* **44**, pp. 950-956, 1997.
37. E. Beuville, C. Cork, T. Earnest, W. Mar, J. Millaud, D. Nygren, H. Padmore, B. Turko, G. Zizka, P. Datte, and N. H. Xuong, "A 2D smart pixel detector for time-resolved protein crystallography," *IEEE Trans. Nuclear Science* **43**, pp. 1243-1247, 1996.
38. D. Puertolas, D. Piedigrossi, H. Leutz, T. Gys, and C. Dambrosio, "An ISPA camera for beta-radiography," *IEEE Trans. Nuclear Science* **43** (5), pp. 2477-2487, 1996.
39. E. H. M. Heijne, F. Antinori, D. Barberis, H. Beker, W. Beusch, P. Burger, M. Campbell, E. Cantatore, M. G. Catanesi, E. Chesi, G. Darbo, S. Dauria, C. Davia, D. Dibari, S. Diliberto, D. Elia, T. Gys, H. Helstrup, J. M. Heuser, A. Jacholkowski, P. Jarron, W. Klempf, I. Kralik, F. Krummenacher, J. C. Lasalle, R. Leitner, F. Lemeilleur, V. Lenti, M. Lokajicek, L. Lopez, M. Luptak, G. Maggi, P. Martinengo, F. Meddi, A. Menetrey, P. Middelkamp, M. Morando, A. Munns, P. Musico, F. Pellegrini, S. Pospisil, E. Quercigh, J. Ridky, L. Rossi, K. Safarik, S. Saladino, G. Segato, S. Simone, W. Snoeys, G. Stefanini, and V. Vrba, "Construction and characterization of a 117-cm² silicon pixel detector," *IEEE Trans. Nuclear Science* **42**, pp. 413-418, 1995.

40. T. Hayashi, "An innovative bonding technique for optical chips using solder bumps that eliminate chip positioning adjustments," *IEEE Trans. Components, Hybrids, and Manufacturing Technology* **15** (2), pp. 225-230, 1992.
41. J. F. Kuhmann and D. Pech, "In-situ observation of the self-alignment during FC-bonding under vacuum with and without H₂," *IEEE Photonics Technol. Lett.* **8** (12), pp. 1665-1667, 1996.
42. A. Ambrosy, H. Richter, J. Hehmann, and D. Ferling, "Silicon motherboards for multichannel optical modules," *IEEE Trans. Components, Packaging, and Manufacturing Technology, Part A* **19** (1), pp. 34-40, 1996.
43. S. Koike, F. Shimokawa, T. Matsuura, and H. Takahara, "New optical and electrical hybrid packaging techniques using optical waveguides for optoelectronic multichip modules," *IEEE Trans. Components, Packaging, and Manufacturing Technology, Part B* **19** (1), pp. 124-130, 1996.
44. S. Mino, T. Ohyama, Y. Akahori, T. Hashimoto, Y. Yamada, M. Yanagisawa, and Y. Muramoto, "A 10 Gb/s hybrid-integrated receiver array module using a planar lightwave circuit (PLC) platform including a novel assembly region structure," *J. Lightwave Technol.* **14** (11), pp. 2475-2482, 1996.
45. K. P. Jackson, E. B. Flint, M. F. Cina, D. Lacey, Y. Kwark, J. M. Trehwella, T. Caulfield, P. Buchmann, C. Harder, and P. Vettiger, "A high-density, four-channel, OEIC transceiver module utilizing planar-processed optical waveguides and flip-chip, solder-bump technology," *J. Lightwave Technol.* **12** (7), pp. 1185-1191, 1994.
46. H. Tsunetsugu, M. Hosoya, S. Norimatsu, N. Takachio, Y. Inoue, and S. Hata, "A packaging technique for an optical 90° hybrid balanced receiver using a planar lightwave circuit," *IEEE Trans. Components, Packaging, and Manufacturing Technology, Part B* **19** (3), pp. 569-574, 1996.
47. A. J. Moseley, M. Q. Kearley, M. J. Goodwin, D. J. Robbins, J. Thompson, A. K. Wood, D. J. Groves-Kirkby, N. Carr, N. Maung, and D. Clewitt, "Eight channel InGaAs/InP quantum well asymmetric Fabry-Perot modulator hybridized with foundry VLSI silicon CMOS drive circuits," *Electron. Lett.* **28**, pp. 1658-1660, 1992.
48. A. V. Krishnamoorthy, T. K. Woodward, K. W. Goossen, J. A. Walker, S. P. Hui, B. Tseng, J. E. Cunningham, W. Y. Jan, F. E. Kiamilev, and D. A. B. Miller, "Dual-function detector-modulator smart-pixel module," *Appl. Opt.* **36** (20), pp. 4866-4870, 1997.
49. T. K. Woodward, A. V. Krishnamoorthy, K. W. Goossen, J. A. Walker, J. E. Cunningham, W. J. Jan, L. M. F. Chirovsky, S. P. Hui, and B. Tseng, "Clocked-sense-amplifier-based smart-pixel optical receivers," *IEEE Photonics Technol. Lett.* **8** (8), pp. 1067-1069, 1996.
50. T. K. Woodward, A. V. Krishnamoorthy, A. L. Lentine, K. W. Goossen, J. A. Walker, J. E. Cunningham, W. Y. Jan, L. A. D'Asaro, and L. M. F. Chirovsky, "1-Gb/s two-beam transimpedance smart-pixel optical receivers made from hybrid GaAs MQW modulators bonded to 0.8- μ m silicon CMOS," *IEEE Photonics Technol. Lett.* **8** (3), pp. 422-424, 1996.

51. A. C. Walker, D. J. Goodwill, B. S. Ryvkin, M. McElhinney, F. Pottier, B. Vogel, M. C. Holland, and C. R. Stanley, "The Scottish collaborative initiative on optoelectronic sciences (SCIOS): devices and demonstrators for free-space digital optical processing," *Institute of Physics Conference Series* **139**, pp. 501-505, 1995.
52. T. L. Worchesky, K. J. Ritter, R. Martin, and B. Lane, "Large arrays of spatial light modulators hybridized to silicon integrated circuits" *Appl. Optics* **35**, pp. 1180-1186, 1996.
53. J. Jahns, R. A. Morgan, H. N. Nguyen, J. A. Walker, S. J. Walker, and Y. M. Wong, "Hybrid integration of surface-emitting microlaser chip and planar optics substrate for interconnection applications," *IEEE Photonics Technol. Lett.* **4** (12), pp. 1369-1372, 1992.
54. Y. Ohiso, K. Tateno, Y. Kohama, A. Wakatsuki, H. Tsunetsugu, and T. Kurokawa, "Flip-chip bonded 0.85- μm bottom-emitting vertical-cavity laser array on an AlGaAs substrate," *IEEE Photonics Technol. Lett.* **8** (9), pp. 1115-1117, 1996.
55. D. Paananen, J. Wasserbauer, F. Scott, P. Brusenbach, D. Lewis, and G. Simonis, "A 16×16 vertical-cavity surface-emitting laser array module for optical processing and interconnect applications," Postdeadline paper PD1, OSA Topical Meeting on Optics in Computing, Lake Tahoe, Nevada (March 18-21, 1997); *OSA Technical Series* **8** (Optical Society of America, Washington, D. C.), 1997.
56. H. Kosaka, M. Kajita, M. Yamada, and Y. Sugimoto, "A 16×16 optical full-cross-bar connection module with VCSEL-Array Push/Pull Module and Polymer-Waveguide Coupler Connector," *IEEE Photonics Technol. Lett.* **9**, pp. 244-246, 1997.
57. H. Kosaka, M. Kajita, Y. Li, and Y. Sugimoto, "A two-dimensional optical parallel transmission using a vertical-cavity surface-emitting laser array module and an image fiber," *IEEE Photonics Technol. Lett.* **9**, pp. 254-255, 1997.
58. W. R. Imler, K. D. Scholz, M. Cobarruviaz, V. K. Nagesh, C. C. Chao, and R. Haitz, "Precision flip-chip solder bump interconnects for optical packaging," *IEEE Trans. Components, Hybrids, and Manufacturing Technology* **15** (6), pp. 977-982, 1992.
59. M. Itoh, T. Nagahori, H. Kohashi, H. Kaneko, H. Honmou, I. Watanabe, T. Uji, and M. Fujiwara, "Compact package multichannel LED/PD array modules for 100 Mbps/Ch parallel optical interfaces," *NEC Research & Development* **33** (2), pp. 153-160, 1992.
60. D. L. Mathine, R. Droopad, and G. N. Maracas, "A vertical-cavity surface-emitting laser applied to a 0.8- μm NMOS driver," *IEEE Photonics Technol. Lett.* **9**, pp. 869-871, 1997.
61. T. S. McLaren, S. Y. Kang, W. G. Zhang, T. H. Ju, and Y. C. Lee, "Thermosonic bonding of an optical transceiver based on an 8×8 vertical-cavity surface-emitting laser array," *IEEE Trans. Components, Packaging, and Manufacturing Technology, Part B* **20** (2), pp. 152-160, 1997.

62. K. Hatada, H. Fujimoto, T. Ochi, and Y. Ishida, "LED array modules by new technology microbump bonding method," *IEEE Trans. Components, Hybrids, and Manufacturing Technology* **13**, pp. 521-527, 1990.
63. E. Yablonovitch, T. Gmitter, J. P. Harbison, and R. Bhat, "Extreme selectivity in the lift-off of epitaxial GaAs films," *Appl. Phys. Lett.* **51** (26), pp. 2222-2224, 1987.
64. N. M. Jokerst, "Integrated optoelectronics using thin-film epitaxial liftoff materials and devices," *J. Nonlinear Optical Physics & Materials* **6** (1), pp. 19-48, 1997.
65. S. M. Fike, B. Buchanan, N. M. Jokerst, M. A. Brooke, T. G. Morris, and S. P. Deweerth, "8 × 8 array of thin-film photodetectors vertically electrically interconnected to silicon circuitry," *IEEE Photonics Technol. Lett.* **7** (10), pp. 1168-1170, 1995.
66. A. Ersen, I. Schnitzer, E. Yablonovitch, and T. Gmitter, "Direct bonding of GaAs films on silicon circuits by epitaxial liftoff," *Solid-State Electronics* **36** (12), pp. 1731-1739, 1993.
67. E. Yablonovitch, T. Sands, D. M. Hwang, I. Schnitzer, T. J. Gmitter, S. K. Shastry, D. S. Hill, and J. C. C. Fan, "van der Waals bonding of GaAs on Pd leads to a permanent, solid-phase-topotaxial, metallurgical bond," *Appl. Phys. Lett.* **59** (24), pp. 3159-3161, 1991.
68. C. Camperi-Ginestet, Y. W. Kim, N. M. Jokerst, M. G. Allen, and M. A. Brooke, "Vertical electrical interconnection of compound semiconductor thin-film devices to underlying silicon circuitry," *IEEE Photonics Technol. Lett.* **4** (9), pp. 1003-1006, 1992.
69. A. R. Hawkins, T. E. Reynolds, D. R. England, D. I. Babic, M. J. Mondry, K. Streubel, and J. E. Bowers, "Silicon heterointerface photodetector," *Appl. Phys. Lett.* **68** (26), pp. 3692-3694, 1996.
70. B. F. Levine, A. R. Hawkins, S. Hiu, B. J. Tseng, J. P. Reilley, C. A. King, L. A. Gruezeke, R. W. Johnson, D. R. Zolnowski, and J. E. Bowers, "Characterization of wafer bonded photodetectors fabricated using various annealing temperatures and ambients," *Appl. Phys. Lett.* **71** (11), pp. 1507-1509, 1997.
71. Y. H. Lo, R. Bhat, D. M. Hwang, C. Chua, and C. H. Lin, "Semiconductor lasers on Si substrates using the technology of bonding by atomic rearrangement," *Appl. Phys. Lett.* **62** (10), pp. 1038-1040, 1993.
72. K. Mori, K. Tokutome, and S. Sugou, "Low-threshold pulsed operation of long-wavelength lasers on Si fabricated by direct bonding," *Electron. Lett.* **31** (4), pp. 284-285, 1995.
73. S. Matsuo, T. Nakahara, K. Tateno, and T. Kurokawa, "Novel technology for hybrid integration of photonic and electronic circuits," *IEEE Photonics Technol. Lett.* **8** (11), pp. 1507-1509, 1996.
74. K. Ayadi and M. Kuijk, "A monolithic optoelectronic receiver in standard 0.7- μm CMOS operating at 180 MHz and 176-fJ light input energy," *IEEE Photonics Technol. Lett.* **9**, pp. 88-90, 1997.

75. H. Deneve, J. Blondelle, P. Vandaele, P. Demeester, R. Baets, and G. Borghs, "Recycling of guided mode light emission in planar microcavity light-emitting diodes," *Appl. Phys. Lett.* **70** (7), pp. 799-801, 1997.
76. P. M. Fauchet, "Photoluminescence and electroluminescence from porous silicon," *J. Luminescence* **70**, pp. 294-309, 1996.
77. L. C. Kimerling, K. D. Kolenbrander, J. Michel, and J. Palm, "Light-emission from silicon," *Solid State Physics - Advances in Research and Applications* **50**, pp. 333-381, 1997.
78. K. D. Hirschman, L. Tsybeskov, S. P. Duttgupta, and P. M. Fauchet, "Silicon-based visible light-emitting devices integrated into microelectronic circuits," *Nature* **384** (6607), pp. 338-341, 1996.
79. R. A. Morgan, K. C. Robinson, L. M. F. Chirovsky, M. F. Focht, G. D. Guth, T. E. Leibenguth, K. G. Glogovsky, G. J. L. Przybylek, and L. E. Smith, "Uniform 64×1 arrays of individually-addressed vertical-cavity top-surface-emitting lasers," *Electron. Lett.* **27**, pp. 1400-1402, 1991.
80. G. G. Ortiz, S. Q. Luong, S. Z. Sun, J. L. Cheng, H. Q. Hou, G. A. Vawter, and B. E. Hammons, "Monolithic, multiple-wavelength vertical-cavity surface-emitting laser arrays by surface-controlled MOCVD growth-rate enhancement and reduction," *IEEE Photonics Technol. Lett.* **9** (8), pp. 1069-1071, 1997.
81. G. Giaretta, M. Y. Li, G. S. Li, W. P. Yuen, C. J. Chang-Hasnain, "A novel 4×8 single-mode independently addressable oxide-isolated VCSEL array," *IEEE Photonics Technol. Lett.* **9** (9), pp. 1196-1198, 1997.
82. C. L. Chua, R. L. Thornton, and D. W. Treat, "Planar laterally oxidized vertical-cavity lasers for low-threshold high-density top-surface-emitting arrays," *IEEE Photonics Technol. Lett.* **9** (8), pp. 1060-1062, 1997.
83. Y. Kohama, Y. Ohiso, K. Tateno, and T. Kurokawa, "0.85- μm vertical-cavity surface-emitting laser-diode arrays grown on P-type GaAs substrate," *IEEE Photonics Technol. Lett.* **9** (3), pp. 280-281, 1997.
84. D. L. Huffaker and D. G. Deppe, "Multiwavelength, densely-packed 2×2 vertical-cavity surface-emitting laser array fabricated using selective oxidation," *IEEE Photonics Technol. Lett.* **8** (7), pp. 858-860, 1996.
85. A. Von Lehmen, C. Chang-Hasnain, J. Wullert, L. Carrion, N. Stoffel, L. Florez, and J. Harbison, "Independently addressable InGaAs/GaAs vertical-cavity surface-emitting laser arrays," *Electron. Lett.* **27**, pp. 583-585, 1991.
86. D. Vakhshoori, J. D. Wynn, G. J. Zydsik, and R. E. Leibenguth, " 8×18 top emitting independently addressable surface-emitting laser arrays with uniform threshold current and low threshold voltage," *Appl. Phys. Lett.* **62**, pp. 1718-1720, 1993.
87. Y. K. Ohiso, S. Fukushima, and T. Kurokawa, " 8×8 independently addressable vertical-cavity surface-emitting laser diode arrays grown by MOCVD," *IEEE Photonics Technol. Lett.* **6**, pp. 913-917, 1994.
88. R. A. Morgan, G. D. Guth, C. Zimmer, R. E. Leibenguth, M. W. Focht, J. M. Freund, K. G. Glogovsky, T. Mullally, F. F. Judd, and M. T. Asom, "Two-

dimensional matrix addressed vertical-cavity top-surface-emitting laser array display," *IEEE Photonics Technol. Lett.* **6**, pp. 913-917, 1994.

89. H. Kosaka, K. Kurihara, A. Uemura, T. Yoshikawa, Ichiro Ogura, T. Numai, M. Sugimoto, and K. Kasahara, "Uniform characteristics with low threshold and high efficiency for a single-transverse-mode vertical-cavity surface-emitting laser-type device array," *IEEE Photonics Technol. Lett.* **6**, pp. 323-325, 1994.
90. W. Nakwaski, "Thermal aspects of efficient operation of vertical-cavity surface-emitting lasers," *Optical & Quantum Electronics* **28** (4), pp. 335-352, 1996.
91. M. Osinski and W. Nakwaski, "Thermal analysis of closely-packed two-dimensional etched-well surface-emitting laser arrays," *IEEE J. Selected Topics in Quantum Electronics* **1**, pp. 681-696, 1995.
92. T. Wipiejewski, D. B. Young, B. J. Thibeault, and L. A. Coldren, "Thermal crosstalk in 4×4 vertical-cavity surface-emitting laser arrays," *IEEE Photonics Technol. Lett.* **8** (8), pp. 980-982, 1996.
93. W. Nakwaski and M. Osinski, "Available output of two-dimensional surface-emitting laser arrays," *Optical & Quantum Electronics* **29** (6), pp. 639-649, 1997.
94. Y.-G. Zhao and J. G. McInerney, "Transient temperature response of vertical-cavity surface-emitting semiconductor lasers," *IEEE J. Quantum Electronics* **31**, pp. 1668-1673, 1995.
95. N. K. Dutta, L. W. Tu, G. Hasnain, G. Zydzik, Y. H. Wang, and A. Y. Cho, "Anomalous temporal response of gain guided surface-emitting lasers," *Electron. Lett.* **27** (3), pp. 208-210, 1991.
96. K. L. Lear, R. P. Schneider, K. D. Choquette, and S. P. Kilcoyne, "Index guiding dependent effects in implant and oxide confined vertical-cavity lasers," *IEEE Photonics Technol. Lett.* **8** (6), pp. 740-742, 1996.
97. D. M. Cutrer and K. Y. Lau, "Ultralow power optical interconnect with zero-biased, ultralow threshold laser - how low a threshold is low enough?" *IEEE Photonics Technol. Lett.* **7**, pp. 4-6, 1995.
98. P. Schnitzer, U. Fiedler, G. Reiner, B. Weigl, W. Zick, and K. J. Ebeling, "Bias-free 1 Gb/s data transmission using top vertical-cavity surface-emitting laser-diodes," *IEEE Photonics Technol. Lett.* **9** (5), pp. 693-695, 1997.
99. U. Fiedler, B. Möller, G. Reiner, D. Wiedenmann, and K. J. Ebeling, "Proton implanted VCSELs for 3 Gb/s data links," *IEEE Photonics Technol. Lett.* **7**, pp. 1116-1118, 1995.
100. K. L. Lear, K. D. Choquette, R. P. Schneider, S. P. Kilcoyne, and K. M. Geib, "Selectively oxidized vertical-cavity surface-emitting lasers with 50% power conversion efficiency," *Electron. Lett.* **31**, pp. 208-209, 1995.
101. D. A. B. Miller, D. S. Chemla, T. C. Damen, A. C. Gossard, W. Wiegmann, T. H. Wood, and C. A. Burrus, "Electric field dependence of optical absorption near the bandgap of quantum well structures," *Phys. Rev.* **B32**, pp. 1043-1060, 1985.
102. S. Schmitt-Rink, D. S. Chemla, W. H. Knox, and D. A. B. Miller, "How fast is excitonic electroabsorption?" *Optics Lett.* **15**, pp. 60-62, 1990.

103. K. W. Goossen, J. E. Cunningham, D. A. B. Miller, W. Y. Jan, A. L. Lentine, A. M. Fox, and N. K. Ailawadi, "Low field electroabsorption and self-biased self-electro-optic effect device using slightly asymmetric coupled quantum wells," Paper MB3, Quantum Optoelectronics Topical Meeting, Salt Lake City, Utah (March 11-13 1991), *OSA Technical Digest Series* **7**, pp. 26-27 (Optical Society of America, Washington, D. C.), 1991.
104. K. W. Goossen, J. E. Cunningham, and W. Y. Jan, "Excitonic electroabsorption in extremely shallow quantum wells," *Appl. Phys. Lett.* **57** (24), pp. 2582-2584, 1990.
105. K. W. Goossen, J. E. Cunningham, and W. Y. Jan, "Stacked-diode electroabsorption modulator," *IEEE Photonics Technol. Lett.* **6** (8), pp. 936-938, 1994.
106. K. W. Goossen, J. E. Cunningham, W. Y. Jan, and D. A. B. Miller, "Interleaved-contact electroabsorption modulator using doping-selective electrodes with 25-95°C operating range," *IEEE Photonics Technol. Lett.* **5** (2), pp. 181-183, 1993.
107. T. K. Woodward, A. V. Krishnamoorthy, K. W. Goossen, J. A. Walker, B. Tseng, J. Lothian, S. Hui, and R. Leibenguth, "Modulator-driver circuits for optoelectronic VLSI," *IEEE Photonics Technol. Lett.* **9** (6), pp. 839-841, 1997.
108. A. M. Fox, D. A. B. Miller, G. Livescu, J. E. Cunningham, J. E. Henry, and W. Y. Jan "Exciton saturation in electrically-biased quantum wells," *Appl. Phys. Lett.* **57**, pp. 2315-2317, 1990.
109. A. M. Fox, D. A. B. Miller, G. Livescu, J. E. Cunningham, and W. Y. Jan, "Quantum well carrier sweep out: relation to electroabsorption and exciton saturation" *IEEE J. Quantum Electronics* **27**, pp. 2281-2295, 1991.
110. G. D. Boyd, J. A. Cavailles, L. M. F. Chirovsky, and D. A. B. Miller "Wavelength dependence of saturation and thermal effects in multiple quantum well modulators" *Appl. Phys. Lett.* **63**, pp. 1715-1717, 1993.
111. K. W. Goossen, J. E. Cunningham, M. B. Santos, and W. Y. Jan, "Measurement of modulation saturation intensity in strain-balanced, undefected InGaAs/GaAsP modulators operating at 1.064 μm ," *Appl. Phys. Lett.* **63** (4) 515-517, 1993.
112. F. B. McCormick, T. J. Cloonan, F. A. P. Tooley, A. L. Lentine, J. M. Sasian, J. L. Brubaker, R. L. Morrison, S. L. Walker, R. J. Crisci, R. A. Novotny, S. J. Hinterlong, H. S. Hinton, and E. Kerbis, "Six-stage digital free-space optical switching network using symmetrical self-electro-optic-effect devices," *Appl. Opt.* **32** (26), pp. 5153-5171, 1993.
113. K. W. Goossen, J. E. Cunningham, W. Y. Jan, and R. Leibenguth, "On the operational and manufacturing tolerances of GaAs/AlAs MQW modulators," Paper TuG3, *Proc. LEOS'97*, 10th Annual Meeting of the IEEE Lasers and Electro-Optics Society (IEEE, Piscataway, 1997), Vol. 1, pp. 196-197.
114. C. Fan, B. Mansoorian, D. A. Van Blerkom, M. W. Hansen, V. H. Ozguz, S. C. Esener, and G. C. Marsden, "Digital free-space optical interconnections: a comparison of transmitter technologies," *Appl. Optics.* **34**, pp. 3103-3115, 1995.

115. T. Nakahara, S. Matsuo, S. Fukushima, and T. Kurokawa, "Performance comparison between multiple-quantum-well modulator-based and vertical-cavity-surface-emitting laser-based smart pixels," *Appl. Optics* **35**, pp. 860- 871, 1996.
116. A. V. Krishnamoorthy, T. K. Woodward, K. W. Goossen, J. A. Walker, S. P. Hui, B. Tseng, J. E. Cunningham, W. Y. Jan, F. E. Kiamilev, and D. A. B. Miller, "Dual-function detector-modulator smart-pixel module," *Appl. Opt.* **36** (20), pp. 4866-4870, 1997.
117. L. Boivin, M. C. Nuss, J. Shah, D. A. B. Miller, and H. A. Haus, "Receiver sensitivity improvement by impulsive coding," *IEEE Photonics Technol. Lett.* **9** (5), pp. 684-686, 1997.
118. E. A. De Souza, M. C. Nuss, W. H. Knox, and D. A. B. Miller, "Wavelength-division multiplexing with femtosecond pulses," *Optics Lett.* **20**, pp. 1166-1168, 1995.
119. K. W. Goossen, G. D. Boyd, J. E. Cunningham, W. Y. Jan, D. A. B. Miller, D. S. Chemla, and R. M. Lum, "GaAs-AlGaAs multiquantum well reflection modulators grown on GaAs and silicon substrates," *IEEE Photonics Technol. Lett.* **1** (10), pp. 304-306, 1989.